An enterprise SSD for data centers are paid much attention as a future market of flash memories [1, 2] . For an enterprise SSD, a Ferroelectric(Fe)-NAND flash memory is suitable because it decreases the program/erase voltage from 20V of the floating-gate (FG)-NAND to 6V and the write/erase cycles increases from 10 4 to 10 8 cycles [3] . The Fe-NAND consists of a series connected MFIS, Metal Ferroelectric Insulator Semiconductor transistors (Fig.1) . By applying a program/erase voltage, the electric polarization in the ferroelectric layer flips and the memory cell V TH shifts (Fig.2 ). An Hf-Al-O buffer layer between a ferroelectric layer and a Si substrate realizes a 10-year data retention [3] . A non-volatile page buffer achieves a power outage immune highly reliable operation [4] . In the NAND cell array, the memory cell V TH must be lower than the read voltage. In the FG-NAND, as the program V TH is higher than the erase V TH , a narrow program V TH distribution is realized with a bit-by-bit verify program [5] . In the Fe-NAND, as the erase V TH is higher than the program V TH , a narrow erase V TH distribution is required with a bit-by-bit verify erase (Fig.3) . To realize a bit-by-bit verify erase and control the erase V TH precisely, this paper proposes a negative word-line voltage step-down erase pulse scheme. The proposed scheme realizes two key requirements, 1) a short rising time of erase pulses and 2) a constant V TH shift, ΔV TH , for each erase pulse.
Introduction
An enterprise SSD for data centers are paid much attention as a future market of flash memories [1, 2] . For an enterprise SSD, a Ferroelectric(Fe)-NAND flash memory is suitable because it decreases the program/erase voltage from 20V of the floating-gate (FG)-NAND to 6V and the write/erase cycles increases from 10 4 to 10 8 cycles [3] . The Fe-NAND consists of a series connected MFIS, Metal Ferroelectric Insulator Semiconductor transistors (Fig.1) . By applying a program/erase voltage, the electric polarization in the ferroelectric layer flips and the memory cell V TH shifts (Fig.2 ). An Hf-Al-O buffer layer between a ferroelectric layer and a Si substrate realizes a 10-year data retention [3] . A non-volatile page buffer achieves a power outage immune highly reliable operation [4] . In the NAND cell array, the memory cell V TH must be lower than the read voltage. In the FG-NAND, as the program V TH is higher than the erase V TH , a narrow program V TH distribution is realized with a bit-by-bit verify program [5] . In the Fe-NAND, as the erase V TH is higher than the program V TH , a narrow erase V TH distribution is required with a bit-by-bit verify erase (Fig.3) . To realize a bit-by-bit verify erase and control the erase V TH precisely, this paper proposes a negative word-line voltage step-down erase pulse scheme. The proposed scheme realizes two key requirements, 1) a short rising time of erase pulses and 2) a constant V TH shift, ΔV TH , for each erase pulse.
Negative Word-line Voltage Erase
In the conventional well erase (Fig.4(a) ), charging a huge well capacitance, 10nF takes as much as 1ms. As the bit-by-bit verify requires 5-10 pulses, the erase time is 20ms per page and over 2sec per block, which is one thousand times longer than the program/erase time of the FG-NAND. In the proposed negative word-line voltage erase (Fig.4(b) ), the load is a word-line with 2-3pF. As the rising time is 2us, the erase pulse width is shortened to 10us that is the same as the program pulse width of the FG-NAND. As a result, a 200us/page fast erase is realized.
Step-Down Erase Pulse
Next, a step-down erase pulse ( Fig.5(c) ) is proposed to realize a constant ΔV TH . The erase voltage, V ERASE starts with V INI-TIAL and decreases by ΔV ERASE . This paper experimentally demonstrates for the first time that in the Fe-NAND, ΔV TH is constant with a step-down erase pulse (Fig.6 ). In contrast, the fixed pulse ( Fig.5(a) ) and the variable time pulse ( Thus, the proposed scheme is robust against the V INITIAL variation. When the V TH reaches the target voltage by using the proposed step-down erase pulse, ΔV TH becomes constant and a precise erase V TH control is realized. Based on the measured ΔV TH as a function of ΔV ERASE (Fig.9) , this paper reports for the first time an important formula, ΔV TH =1/6ΔV ERASE , for the Fe-NAND that is completely different from the formula, ΔV TH =ΔV ERASE , for the FG-NAND (Table I ) [6] .
In an actual erase operation, all memory cells connected to the same word-line are erased at the same time. The variation of device parameters such as the ferroelectric layer thickness causes an erase speed variation. Fig.10 shows the erase characteristics of the fastest and the slowest cells. When the fastest cell is successfully erased at the 1 st pulse, the V TH of the slowest cell is ΔV TH0 lower than the verify voltage. Since the V TH shifts by 1/6ΔV ERASE at each pulse, the slowest cell reaches the verify voltage after 6ΔV TH0 /ΔV ERASE cycles. As a result, the erase V TH distribution becomes 1/6ΔV ERASE . By selecting ΔV ERASE at 0.4V, the erase V TH distribution width becomes 0.07V. Fig.11 and 12 show measured erase characteristics and measured ΔV TH for cells with the V TH ranging from -0.3V to 0.05V. Again, ΔV TH is constant at 1/6ΔV ERASE and immune to the V TH variation.
Discussion
The mechanism of the constant ΔV TH is explained with the polarization-electric field curve (Fig.13) . States "A", "B",…"E" are in minor loops. When the lowest erase voltage, V INITIAL , is applied to the memory cell, the memory cell is "A". During the 1 st verify, the memory cell moves to "B". At the 2 nd erase pulse, the memory cell moves to a larger hysteresis loop and becomes "C". At the 2 nd verify, the memory cell is "D". Compared with "B", the polarization at "D" is larger and the V TH becomes higher. At the 3 rd erase pulse, the memory cell moves to a larger loop and becomes "E". At the 3 rd verify, the memory cell is "F" and the V TH becomes higher than that of "D". By increasing V ERASE , the memory cell transfers to a larger loop and thus the V TH increases until it reaches to the saturation loop [7] .
Conclusions
A negative word-line voltage step-down erase pulse scheme is proposed for Ferroelectric(Fe)-NAND flash memories. The negative word-line voltage erase accelerates the erase pulse ramp-up from 1ms of the conventional well erase to 2us and a 200us/page erase is realized. With the step-down erase pulse, the erase voltage, V ERASE decreases by ΔV ERASE . The measured V TH shift, ΔV TH , is constant at 1/6ΔV ERASE , which is different from that of the floating-gate NAND where ΔV TH =ΔV ERASE . By combining the proposed scheme with the bit-by-bit verify, a 0.07V erase V TH distribution is achieved with ΔV ERASE of 0.4V. 
